

	Foreword	3	3.4	A 14mW Multi-bit $\Delta\Sigma$ Modulator with 82dB SNR and 86dB DR for ADSL2+	68
	Reflections	4	3.5	A 5.4mW 2-Channel Time-Interleaved Multi-bit $\Delta\Sigma$ Modulator with 80dB SNR and 85dB DR for ADSL	70
	Special-Topic Evening Sessions				
SE1	What is Driving Displays?	14	3.6	A 0.5V 74dB SNDR 25kHz CT $\Delta\Sigma$ Modulator with Return-to-Open DAC	72
SE2	Power-Aware Signal Processing	16	3.7	A 0.9V $\Delta\Sigma$ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique	74
SE3	Analog Scaling	18	3.8	A 80/100MS/s 76.3/70.1dB SNDR $\Delta\Sigma$ ADC for Digital TV Receivers	76
	Session 1 Plenary Session			Session 4 Gigabit Transceivers	
	Session Overview and Abstracts	20		Session Overview and Abstracts	78
1.1	Where CMOS is Going: Trendy Hype vs. Real Technology	22	4.1	A 10Gb/s 5-Tap-DFE/4-Tap-FFE Transceiver in 90nm CMOS	80
	Awards	29	4.2	A Serial-Link Transceiver with Transition Equalization	82
1.2	ICs for Mobile Multimedia Communications	31	4.3	A Quad 6Gb/s Multi-rate CMOS Transceiver with TX Rise/Fall-Time Control	84
1.3	Toward Future Computer Entertainment Systems	38	4.4	A 12.5Gb/s Single-Chip Transceiver for UTP Cable in 0.13 μ m CMOS	86
	Session 2 Biomedical Systems		4.5	A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next Generation Memory Interfaces	88
	Session Overview and Abstracts	44	4.6	A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS	90
2.1	A 24 \times 16 CMOS-Based Chronocoulometric DNA Microarray	46	4.7	A 20Gb/s Adaptive Equalizer in 0.13 μ m CMOS Technology	92
2.2	Fully Electronic CMOS DNA Detection Array based on Capacitance Measurement with On-Chip Analog-to-Digital Conversion	48	4.8	An 8Gb/s Transformer-Boosted Transmitter with $>V_{DD}$ Swing	94
2.3	A 32-Site 4-Channel Cochlear Electrode Array	50		Session 5 Processors	
2.4	A 0.1mm ² Digitally Programmable Nerve Stimulation Pad Cell with High-Voltage Capability for a Retinal Implant	52		Session Overview and Abstracts	96
2.5	Minimally Invasive Retinal Prosthesis	54	5.1	A Power-Efficient High-Throughput 32-Thread SPARC Processor	98
2.6	A 60 μ W 60nV/ $\sqrt{\text{Hz}}$ Readout Front-End for Portable Biopotential Acquisition Systems	56	5.2	A 16-Core RISC Microprocessor with Network Extensions	100
2.7	A 1V 2.3 μ W Biomedical Signal Acquisition IC	58	5.3	A Dual-Core Multi-Threaded Xeon™ Processor with 16MB L3 Cache	102
	Session 3 Oversampling ADCs		5.4	A 2.6GHz Dual-Core 64b x86 Microprocessor with DDR2 Memory Support	104
	Session Overview and Abstracts	60	5.5	A 64b CPU Pair: Dual- and Single-Processor Chips	106
3.1	A 14b 20mW 640MHz CMOS CT $\Delta\Sigma$ ADC with 20MHz Signal Bandwidth and 12b ENOB	62	5.6	High-Speed Interconnect for a Multiprocessor Server Using Over 1Tb/s Crossbar	108
3.2	A 375mW Quadrature Bandpass $\Delta\Sigma$ ADC with 90dB DR and 8.5MHz BW at 44MHz	64	5.7	A 9GHz 65nm Intel Pentium®4 Processor Integer Execution Core	110
3.3	A 118dB DR CT IF-to-Baseband $\Delta\Sigma$ Modulator for AM/FM/IBOC Radio Receivers	66			

Session 6 UWB Transceivers

	Session Overview and Abstracts	112
6.1	A 16mA UWB 3-to-5GHz 20MPulses/s Quadrature Analog Correlation Receiver in 0.18 μ m CMOS	114
6.2	A CMOS Carrier-less UWB Transceiver for WPAN Applications	116
6.3	A Dual-Antenna Phased-Array UWB Transceiver in 0.18 μ m CMOS	118
6.4	A 1.1V 3.1-to-9.5GHz MB-OFDM UWB Transceiver in 90nm CMOS	120
6.5	A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB	122
6.6	A Fully Integrated UWB PHY in 0.13 μ m CMOS	124
6.7	A 14-band Frequency Synthesizer for MB-OFDM UWB Application	126
6.8	A sub-1mm ² Dynamically Tuned CMOS MB-OFDM 3-to-8GHz UWB Receiver Front-End	128

Session 7 Non-Volatile Memory

	Session Overview and Abstracts	130
7.1	A 4b/cell NROM 1Gb Data-Storage Memory	132
7.2	A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode	134
7.3	Signal-Margin-Screening for Multi-Mb MRAM	136
7.4	A 16Mb MRAM with FORK Wiring Scheme and Burst Modes	138
7.5	A 0.1 μ m 1.8V 256Mb 66MHz Synchronous Burst PRAM	140
7.6	A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput	142
7.7	A 56nm CMOS 99mm ² 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput	144

Evening Sessions

E1	Is the Digital Circuit Designer Dead?	146
SE4	Emerging & Disruptive Memory Technologies	148
SE5	CMOS RF Design in 90nm and Beyond	150
SE6	Highlights of 2005 A-SSCC and Symposium on VLSI Technology	152

Session 8 DRAM and TCAM

	Session Overview and Abstracts	154
8.1	An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme	156
8.2	A 2Gb/s/pin 512Mb Graphics DRAM with Noise-Reduction Techniques	158
8.3	A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL	160
8.4	An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme	162
8.5	A 65nm Low-Power Embedded DRAM with Extended Data-Retention Sleep Mode	164
8.6	TCAM for IP-Address Lookup Using Tree-Style AND-type Match Lines and Segmented Search Lines	166
8.7	A Storage- and Power-Efficient Range-Matching TCAM for Packet Classification	168

Session 9 Display Drivers

	Session Overview and Abstracts	170
9.1	A 250 μ W 0.042mm ² 2MS/s 9b DAC for Liquid Crystal Display Drivers	172
9.2	A Current Driver IC Using a S/H for QVGA Full-Color Active-Matrix Organic LED Mobile Displays	174
9.3	Panel-Sized TFT-LCD Column Driver	176

Session 10 mm-Wave and Beyond

	Session Overview and Abstracts	178
10.1	A 77GHz 4-Element Phased-Array Receiver with On-Chip Dipole Antennas in Silicon	180
10.2	A 77GHz Phased-Array Transmitter with Local LO-Path Phase-Shifting in Silicon	182
10.3	A 60GHz Receiver and Transmitter Chipset for Broadband Communications in Silicon	184
10.4	A 60GHz Transmitter with Integrated Antenna in 0.18 μ m SiGe BiCMOS Technology	186
10.5	A 10b 10GHz Digitally Controlled LC Oscillator in 65nm CMOS	188

Session 11 RF Building Blocks and PLLs

	Session Overview and Abstracts	190
--	--------------------------------	-----

11.1	An 18mW 90-to-770MHz Synthesizer with Agile Auto-Tuning for Digital TV Tuners	192	13.2	An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links	234
11.2	A 2.3GHz LC-Tank CMOS VCO with Optimal Phase Noise Performance	194	13.3	A Monolithic Low-Bandwidth Jitter-Cleaning PLL with Hitless Switching for SONE/SDH Clock Generation	236
11.3	A Phase-Noise Reduction Technique for Quadrature LC-VCO with Phase-to-Amplitude Noise Conversion	196	13.4	A 24mW 1.25Gb/s 13k Ω Transimpedance Amplifier Using Active Compensation	238
11.4	A 1V 17GHz 5mW CMOS QVCO Based on Transformer Coupling	198	13.5	11Gb/s Monolithically Integrated Silicon Optical Receiver for 850nm Wavelength	240
11.5	A 5GHz Resistive-Feedback CMOS LNA for Low-Cost Multi-Standard Applications	200	13.6	A 10Gb/s Burst-Mode/Continuous-Mode Laser Driver with Current-Mode Extinction-Ratio Compensation Circuit	242
11.6	A 3 to 5GHz CMOS UWB LNA with Input Matching Using Miller Effect	202	13.7	A 10Gb/s Photonic Modulator and WDM MUX/DEMUX Integrated with Electronics in 0.13 μ m SOI CMOS	244
11.7	A Fast-Settling PLL Frequency Synthesizer with Direct Frequency Presetting	204	13.8	An Integrated VCSEL Driver for 10Gb Ethernet in 0.13 μ m CMOS	246
11.8	An Electrical Funnel: a Broadband Signal Combining Method	206	13.9	A 10Gb/s Burst-Mode Adaptive Gain Select Limiting Amplifier in 0.13 μ m CMOS	248
11.9	A Single-Chip CMOS Power Amplifier for 2.4 GHz WLAN	208			
11.10	A UMTS-Compliant Fully Digitally Controlled Oscillator with 100MHz Fine Tuning Range in 0.13 μ m CMOS	210			

Session 12 Nyquists ADCs

	Session Overview and Abstracts	212
12.1	A 90nm CMOS 1.2V 10b Power and Speed Programmable Pipelined ADC with 0.5pJ/Conversion-Step	214
12.2	A 10b 50MS/s Pipelined ADC with Opamp Current Reuse	216
12.3	A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS	218
12.4	Comparator-Based Switched-Capacitor Circuits For Scaled CMOS Technologies	220
12.5	A 25 μ W 100kS/s 12b ADC for Wireless Micro-Sensor Applications	222
12.6	A 14b 100MS/s Digitally Self-Calibrated Pipelined ADC in 0.13 μ m CMOS	224
12.7	A 15mW 0.2mm ² 10b 50MS/s ADC with Wide Input Range	226
12.8	A 13b Linear 40MS/s Pipelined ADC with Self-Configured Capacitor Matching	228

Session 13 Optical Communication

	Session Overview and Abstracts	230
13.1	A 9.95 to 11.1Gb/s XFP Transceiver in 0.13 μ m CMOS	232

Session 14 Baseband and Channel Processing

	Session Overview and Abstracts	250
14.1	A 90nm CMOS Low-Power GSM/EDGE Multimedia-Enhanced Baseband Processor with 380MHz ARM9 Core and Mixed-Signal Extensions	252
14.2	All-Digital Spread Spectrum Clock Generator for EMI Reduction	254
14.3	A 630MHz Direct Digital Frequency Synthesizer with 90dB SFDR in 0.25 μ m CMOS	256
14.4	A 380MHz 150mW Direct Digital Synthesizer/Mixer in 0.25 μ m CMOS	258
14.5	A DSSS UWB Digital PHY/MAC Transceiver for Wireless Ad-Hoc Mesh Networks with Distributed Control	260
14.6	A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications	262
14.7	A 0.13 μ m CMOS SoC for All-Format Blue and Red Laser DVD Front-End Digital Signal Processing	264
14.8	Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY	266

Session 15 Organic Devices and Circuits

	Session Overview and Abstracts	268
15.1	Printable Electronics for Polymer RFID Applications	270
15.2	A 13.56MHz RFID System based on Organic Transponders	272
15.3	Printed Electronic Nose Vapor Sensors for Consumer Product Monitoring	274

15.4	An Organic FET SRAM for Braille Sheet Display with Back Gate to Increase Static Noise Margin	276	17.5	A 5.4GHz 0.35 μ m BiCMOS FBAR Resonator Oscillator in Above-IC Technology	316
15.5	Analog Signal Processing with Organic FETs	278	17.6	Dielectrically Transduced Single-Ended to Differential MEMS Filter	318
15.6	Withdrawn		17.7	A Low-Power 2.4GHz CMOS Receiver Front-End Using BAW Resonators	320
15.7	A 2V Organic Complementary Inverter	282	17.8	A Miniature V-Band 3-Stage Cascode LNA in 0.13 μ m CMOS	322
15.8	CMOS-on-Plastic Technology using Sequential Laterally Solidified Silicon Thin-Film Transistors	284			

Session 16 MEMS and Sensors

	Session Overview and Abstracts	286
16.1	A 4.5mW Closed-Loop $\Delta\Sigma$ Micro-gravity CMOS-SOI Accelerometer	288
16.2	A Programmable MEMS FSK Transmitter	290
16.3	A Self-Resonant MEMS-based Electrostatic Field Sensor with 4V/m/ $\sqrt{\text{Hz}}$ Sensitivity	292
16.4	A CMOS Interface for a Gas-Sensor Array with a 0.5% Linearity over the 500k Ω -to-1G Ω Range and $\pm 2.5^\circ\text{C}$ Temperature Control Accuracy	294
16.5	A CMOS Temperature-to-Frequency Converter with $\pm 0.5^\circ\text{C}$ (3σ) Inaccuracy from -40 to 105°C	296
16.6	An Integrated Magnetic Sensor with Two Continuous-Time $\Delta\Sigma$ Converters and Stress Compensation Capability	298
16.7	A 200dB Dynamic Range Iris-less CMOS Image Sensor with Lateral Overflow Integration Capacitor using Hybrid Voltage and Current Readout Operation	300
16.8	A Back-Illuminated High-Sensitivity Small-Pixel Color CMOS Image Sensor with Flexible Layout of Metal Wiring	302
16.9	Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes with Two SOI Timing Circuit Layers	304

Session 17 RFID and RF Directions

	Session Overview and Abstracts	306
17.1	An SOI-Based 7.5 μ m-Thick 0.15 \times 0.15mm ² RFID Chip	308
17.2	A Passive UHF RFID Tag LSI with 36.6% Efficiency CMOS-Only Rectifier and Current-Mode Demodulator in 0.35 μ m FeRAM Technology	310
17.3	A 3.4Mb/s RFID Front-end for Proximity Applications Based on a Delta-modulator	312
17.4	A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss, and Noise Reduction	314

Session 18 Clock and Data Recovery

	Session Overview and Abstracts	324
18.1	A 25Gb/s CDR in 80nm CMOS for High-Density Interconnects	326
18.2	A 2.5Gb/s Multi-rate 0.25 μ m CMOS CDR Utilizing a Hybrid Analog/Digital Loop Filter	328
18.3	A 0.03mm ² 9mW Wide-Range Duty-Cycle-Correcting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface	330
18.4	Improving CDR Performance via Estimation	332
18.5	A 3.2Gb/s Semi-Blind-Oversampling CDR	334
18.6	Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links	336
18.7	A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector	338
18.8	A 20Gb/s Embedded Clock Transceiver in 90nm CMOS	340

Session 19 Analog Techniques

	Session Overview and Abstracts	342
19.1	A 240W Monolithic Class-D Audio Amplifier Output Stage	344
19.2	Frequency Compensation of an SOI Bipolar-CMOS-DMOS Car Audio PA	346
19.3	A Digital Input Controller for Audio Class-D Amplifiers with 100W 0.004% THD+N and 113dB DR	348
19.4	Withdrawn	
19.5	A 4.1mW 79dB DR 4th-order Source-Follower-Based Continuous-Time Filter for WLAN Receivers	352
19.6	A Micropower Chopper-Stabilized Operational Amplifier Using an SC Notch Filter with Synchronous Integration Inside the CT Signal Path	354
19.7	A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18 μ m SiGe Process	356
19.8	A CMOS-Control Rectifier for Discontinuous-Conduction Mode Switching DC-DC Converters	358

Session 20 WLAN/WPAN

Session Overview and Abstracts 360

20.1	A 5GHz 108Mb/s 2x2 MIMO Transceiver with Fully Integrated 16dBm PAs in 90nm CMOS	362
20.2	An 802.11a/b/g SoC for Embedded WLAN Applications	364
20.3	A Wireless Transceiver with Integrated Data Converters for 802.11a/b/g Access Points	366
20.4	A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with Local Oscillation Feedthrough and I/Q Imbalance Cancellation Scheme	368
20.5	An Ultra-Low-Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 130nm CMOS with 400mV Supply and an Integrated Passive RX Front-end	370
20.6	A Fully Integrated 2.4GHz IEEE 802.15.4 compliant Transceiver for ZigBee Applications	372
20.7	A 10.8mA Single-Chip Transceiver for 430MHz Narrowband Systems in 0.15µm CMOS	374
20.8	A Fully Integrated Auto-Calibrated Super-Regenerative Receiver	376

Session 21 Advanced Clocking, Logic and Signaling Techniques

Session Overview and Abstracts 378

21.1	Free-Running Ring Frequency Synthesizer	380
21.2	Clock Generation and Distribution of a Dual-Core Xeon™ Processor with 16MB L3 Cache	382
21.3	A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor	384
21.4	A Receiver with Start-up Initialization and Programmable Delays for Wireless Clock Distribution	386
21.5	A 1.1GHz Charge-Recovery Logic	388
21.6	A 3.5 GHz Rotary-Traveling-Wave-Oscillator Clocked Dynamic Logic Family in 0.25µm CMOS	390
21.7	Distributed Loss Compensation for Low-latency On-chip Interconnects	392

Evening Sessions

E2	Present (and Future) Classic Circuits with less than 25 Transistors	394
E3	What is Next to be Off-Shored, IC Design Jobs or IC Design Futures?	396
SE7	Sensors On The Move	398

Session 22 Low Power Multimedia

Session Overview and Abstracts 400

22.1	A 125µW Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications	402
22.2	124MS/s Pixel-Pipelined Motion-JPEG 2000 Codec without Tile Memory	404
22.3	A 160kGate 4.5kB SRAM H.264 Video Decoder for HDTV Applications	406
22.4	A 120Mvertices/s Multi-Threaded VLIW Vertex Processor for Mobile Multimedia Applications	408
22.5	A 40GOPS 250mW Massively Parallel Processor Based on Matrix Architecture	410
22.6	A 5mW MPEG4 SP Encoder with 2D Bandwidth-Sharing Motion Estimation for Mobile Applications	412
22.7	6.33mW MPEG Audio Decoding on a Multimedia Processor	414

Session 23 Technology and Architecture Directions

Session Overview and Abstracts 416

23.1	Active Circuits for Ultra-High-Efficiency Micropower Generators Using Nickel-63 Radioisotope	418
23.2	Circuit Design Issues in Multi-Gate FET CMOS Technologies	420
23.3	A Low-Power True Random Number Generator Using the Random Telegraph Noise of Single Oxide-Traps	422
23.4	A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link	424
23.5	Optical Interconnect Technologies for High-Speed VLSI Chips Using Silicon Nano-Photonics	426
23.6	An Asynchronous Array of Simple Processors for DSP Applications	428
23.7	System-in-Silicon Architecture and its Application to an H.264/AVC Motion Estimate for 1080HDTV	430
23.8	A Chip-scale Electrical Soliton Modelocked Oscillator	432

Session 24 High-Performance Digital Circuits

Session Overview and Abstracts 434

24.1	4GHz+ Low-Latency Fixed-Point and Binary Floating-Point Execution Units for the POWER6 Processor	436
24.2	A 250ps 64b Carry-Lookahead Adder in 90nm CMOS	438
24.3	A 64b Adder Using Self-Calibrating Differential Output Prediction Logic	440

24.4	A Leakage Current Replica Keeper for Dynamic Circuits	442	26.9	A 1.7GHz 1.5W CMOS RF Doherty Power Amplifier for Wireless Communications	486
24.5	An On-Chip Delay- and Skew-Insensitive Multi-Cycle Communication Scheme	444	26.10	A 1.2V Dual-Mode GSM/WCDMA $\Delta\Sigma$ ADC in 65nm CMOS	488
24.6	A 14:1 Dynamic MUX FF with Select Activity Detection	446			
24.7	An 8.8GHz 198mW 16x64b 1R/1W Variation-Tolerant Register File in 65nm CMOS	448			
	Session 25			Session 27	
	RF/IF Circuits			Image Sensors	
	Session Overview and Abstracts	450		Session Overview and Abstracts	490
25.1	A Multipath Technique for Canceling Harmonics and Sidebands in a Wideband Power Upconverter	452	27.1	A 1/1.8-inch 6.4MPixel 60frames/s CMOS Image Sensor with Seamless Mode Change	492
25.2	A Complex Image-Rejection Circuit with Sign Detection Only	454	27.2	1/2-inch 7.2MPixel CMOS Image Sensor with 2.25 μ m Pixels Using 4-Shared Pixel Structure for Pixel-Level Summation	494
25.3	On-Chip Image Rejection in a Low-IF CMOS Receiver	456	27.3	A 3MPixel Low-Noise Flexible-Architecture CMOS Image Sensor	496
25.4	Active 2 nd -Order Intermodulation Calibration for Direct-Conversion Receivers	458	27.4	A CMOS Imager with Column-Level ADC Using Dynamic Column FPN Reduction	498
25.5	A 2.2GHz Sub-Harmonic Mixer for Direct-Conversion Receivers in 0.13 μ m CMOS	460	27.5	High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor	500
25.6	A Blocker-Vigilant Channel-Select Filter with Adaptive IIP3 and Power Dissipation	462	27.6	A 14b 74MS/s CMOS AFE for True High-Definition Camcorders	502
25.7	An IP2 Improvement Technique for Zero-IF Down-Converters	464	27.7	CMOS Image Sensor with Integrated 4Gb/s Camera Link Transmitter	504
25.8	Low Flicker Noise Quadrature Mixer Topology	466	27.8	A 128x128 33mW 30frames/s Single-Chip Stereo Imager	506
	Session 26		27.9	A 128x128 120dB 30mW Asynchronous Vision Sensor that Responds to Relative Intensity Change	508
	Cellular Building Blocks and SoCs			Session 28	
	Session Overview and Abstracts	468		Wireline Building Blocks	
26.1	A 750mV 15kHz 1/f Noise Corner 51dBm IIP2 Direct-Conversion Front-End for GSM in 90nm CMOS	470		Session Overview and Abstracts	510
26.2	A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO	472	28.1	A 5V AC-Powered CMOS Filter-Selectivity Booster for POTS/ADSL Splitter Size Reduction	512
26.3	A 20mW 3.24mm ² Fully Integrated GPS Radio for Cell-Phones	474	28.2	A DC-to-44GHz 19dB Gain Amplifier in 90nm CMOS Using Capacitive Bandwidth Enhancement	514
26.4	Wideband Image-Rejection Circuit for Low-IF Receivers	476	28.3	A 10Gb/s CMOS AGC Amplifier with 35dB Dynamic Range for 10Gb Ethernet	516
26.5	A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration	478	28.4	A 20Gb/s Bidirectional Transceiver Using a Resistor-Transconductor Hybrid	518
26.6	An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS	480	28.5	A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling	520
26.7	A Fully Integrated SoC for GSM/GPRS in 0.13 μ m CMOS	482	28.6	1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications	522
26.8	A 1.9GHz Single-chip CMOS PHS Cellphone	484	28.7	A Clock Duty-Cycle Correction and Adjustment Circuit	524

33.4	A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting	612
33.5	A 100mW Dual-Band CMOS Mobile-TV Tuner IC for T-DMB/DAB and ISDB-T	614
33.6	A 1.8dB NF 112mW Single-Chip Diversity Tuner for 2.6GHz S-DMB Applications	616
33.7	A sub-1.5° _{rms} Phase-Noise Ring-Oscillator-Based Frequency Synthesizer for Low-IF Single-chip DBS Satellite Tuner-Demodulator SoC	618

Session 34 SRAM

	Session Overview and Abstracts	620
34.1	A 5.6GHz 64KB Dual-Read Data Cache for the POWER6™ Processor	622
34.2	A 4.2GHz 1.375mm ² 256kb Dual-V _{CC} SRAM Building Block in 65nm CMOS	624
34.3	A 72Mb Separate-I/O Synchronous SRAM Chip with 504Gb/s Data Bandwidth	626
34.4	A 256kb Sub-threshold SRAM in 65nm CMOS	628
34.5	Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit	630
34.6	Thyristor-Based Volatile Memory in Nano-Scale CMOS	632
	Continuations of Papers	634
	Glossary	680
	Tutorials	684
	Short Course	686
	Forums	688
	Index of Authors	694
	Executive Committee	698
	Program Committee	699
	Marriott Hotel Maps	702
	2007 Call for Papers	703
	Timetable	704